## In the Claims

Claims 1-69 (canceled).

1	70. (New) A processor comprising:
2	a plurality of execution units to execute a plurality of threads;
3	suspend logic to set a monitor address in response to a first instruction in a
4	first thread according to an implicit operand in a predetermined register
5	and to suspend the first thread in response to a second instruction of the
6	first thread;
7	a monitor to cause resumption of the first thread in response to a memory
8	access to the monitor address.
1	71. (New) The processor of claim 70 wherein said monitor is to cause resumption of the
2	first thread in response to events that cause a translation look-aside buffer to be
3	flushed.
1	72. (New) The processor of claim 70 wherein said monitor is to cause resumption of the
2	first thread in response to a write to a control register CR0.
1	73. (New) The processor of claim 72 wherein said monitor is to cause resumption of the

first thread in response to an interrupt or a fault.

2

74. (New) The processor of claim 70 wherein said suspend logic is only to suspend said first thread if said monitor address is a selected memory type. 2 75. (New) The processor of claim 73 wherein said suspend logic is only to suspend said 1 2 first thread if said monitor address is a selected memory type. 76. The processor of claim 74 wherein said selected memory type is a write-back type of 1 2 memory. 1 77. (New) The processor of claim 76 wherein a plurality of interrupts (INTR, NMI, SMI) are monitor break events which cause resumption of the first thread. 2 78. The processor of claim 77 wherein a powerdown event is not a monitor break event. 1 79. The processor of claim 70 further comprising an instruction buffer which can be 1 combined to form a single partition dedicated to one thread or can be partitioned to be 2 3 used by the plurality of threads. 80. The processor of claim 70 further comprising a front end, which performs micro-1 2 operation (uOP) generation, generating uOPs from macroinstructions. 81. (New) The processor of claim 80 wherein said processor is capable of out-of-order

execution and wherein said first instruction is followed by a store fence. 2 82. (New) The processor of claim 70 wherein a second operand specifies events to mask. 1 83. (New) The processor of claim 82 wherein one mask bit indicates that masked 1 2 interrupts break restart the first thread despite interrupts being masked 84. (New) The processor of claim 70 wherein said first instruction is an instruction 1 2 having only implicit operands. 85. (New) The processor of claim 70 further comprising: 1 coherency logic to perform a read line transaction in conjunction with suspending 2 the first thread. 3 86. (New) The processor of claim 85 wherein said coherency logic is to perform a cache 1 2 line flush to flush internal caches in conjunction with suspending the first thread. 1 87. (New) The processor of claim 70 wherein said processor is to monitor for a request 2 for ownership or an invalidate cycle to the monitor address. 1 88. (New) The processor of claim 70 wherein said processor is to assert a hit signal 2 during a snoop phase of a bus transaction implicating the monitor address. 89. (New) The processor of claim 88 wherein the monitor is to cause said plurality of 1

. •	,	
•	2	partitionable resources to be re-partitioned to accommodate execution of said first
	3	thread in response to the memory access to the monitor address.
	1	90. (New) The processor of claim 89 wherein said plurality of partitionable resources
	2	comprise:
	3	an instruction queue;
	4	a re-order buffer;
	5	a pool of registers;
	6	a plurality of store buffers.
	1	91. (New) The processor of claim 90 further comprising:
	2	a plurality of duplicated resources, said plurality of duplicated resources
	3	being duplicated for each of said plurality of threads, said plurality of
	4	duplicated resources comprising:
	5	a plurality of processor state variables;
	6	an instruction pointer;
	7	register renaming logic.
	1	92. (New) The processor of claim 91 further comprising:
	2	a plurality of shared resources, said plurality of shared resources being
	3	available for use by any of said plurality of threads, said plurality of
	4	shared resources comprising:
	5	said plurality of execution units;

7	a scheduler.
1	93. (New) A processor comprising:
2	a front end to receive a first instruction and a second instruction, the first
3	instruction having an implicit operand from a predetermined register
4	indicating a monitor address;
5	execution resources to execute the first instruction and the second
6	instruction and to enter a first implementation dependent state in
7	response to the second instruction if the first instruction has been
8	executed and no break events have occurred after execution of the first
9	instruction;
10	a monitor to cause exit from the first implementation dependent state in
11	response to a memory access to the monitor address.
1	94. (New) The processor of claim 93 wherein said implicit operand is to indicate a linear
2	address, and wherein said processor further comprises address translation logic to
3	translate said linear address to obtain the monitor address which is a physical address.
1	95. (New) The processor of claim 93 further comprising:
2	coherency logic to ensure that no cache in another processor coupled to the
3	processor stores information at said monitor address in a modified or
4	exclusive state.

a cache;

6

- 96. (New) The processor of claim 93 wherein said coherency logic is to assert a hit signal in response to another processor snooping the monitor address.
- 97. (New) The processor of claim 95 wherein said coherency logic is to assert a hit signal in response to another processor snooping the monitor address.

## 98. (New) A method comprising:

events.

1

16

receiving a first opcode executing in a first thread of execution; 2 translating a linear address associated with said first opcode into a physical 3 address; 4 executing a bus transaction by a monitoring bus agent to ensure no other bus 5 agent has sufficient ownership of data associated with said physical 6 address to allow another bus agent to modify the data without informing 7 the monitoring bus agent; 8 monitoring for an access to said physical address; 9 signaling a hit if another bus agent reads said physical address; 10 11 receiving a second opcode in the first thread of execution; suspending said first thread of execution and enabling recognition of a 12 monitor event in response to the second opcode; 13 resuming said first thread if the access occurs; 14 resuming execution of the first thread in response to any one of a first set of 15

	٠.	
•••		
	1	99. (New) The method of claim 98 further comprising:
:	2	ignoring a second set of events.
	•	100 (Now) The method of claim 09 subgrain said access is a surity access
	1	100. (New) The method of claim 98 wherein said access is a write access.
	1	101. (New) The method of claim 98 wherein said linear address must correspond to a
:	2	predetermined type of memory as a precondition to said first thread being suspended.
	1	102. (New) The method of claim 101 wherein said predetermined type of memory is
	2	write back memory.
	_	
	1	103. (New) The method of claim 98 wherein said bus transaction is a read bus
:	2	transaction.
	1 .	104. (New) The method of claim 98 further comprising:
:	2	relinquishing a plurality of partitioned resources in response to the first thread
	3	being suspended;
•	4	partitioning a plurality of resources in response to the access.
	1	105. (New) The method of claim 104 wherein said plurality of partitioned resources
:	2	comprise:
:	3	an instruction queue;

4	a re-order buffer;
5	a pool of registers;
6	a plurality of store buffers.
1	106. (New) The method of claim 98 wherein suspending the first thread of execution in
2	response to the second opcode comprises:
3	testing whether the monitor event is pending;
4	testing whether a monitor is active;
5	if the monitor is active and no monitor event is pending, then entering a
6	first thread suspended state.
1	107. (New) The method of claim 106 wherein entering the first thread suspended state
2	comprises:
3	relinquishing a plurality of registers in a register pool;
4	relinquishing a plurality of instruction queue entries in an instruction
5	queue;
6	relinquishing a plurality of store buffer entries in a store buffer;
7	relinquishing a plurality of re-order buffer entries in a re-order buffer.
1	108. (New) A system comprising:
2	a memory to store a first instruction from a first thread, the first instruction having
3	an associated address operand specified by an operand, the operand being an
4	implicit operand in a predetermined register indicating a monitor address;

. . .

a first processor coupled to said memory, said first processor to enable a monitor
to monitor memory transactions to detect a memory access to said monitor
address in response to the first instruction and to cause resumption of said first
thread in response to the memory access to the monitor address.

1 109. (New) The system of claim 108 wherein said memory is to store a second
2 instruction from said first thread, and wherein said first processor is to suspend
3 said first thread in response to the second instruction.

1 110. (New) The system of claim 109 wherein said monitor is to set a monitor event
2 pending indicator in response the memory access occurring, said monitor event
3 pending indicator to cause said first processor to resume a thread once unmasked
4 by said second instruction.

1 111. (New) The system of claim 108 wherein said first processor includes a first cache, 2 the system further comprising:

a second processor comprising a second cache, wherein said first processor

drives a bus transaction to the second processor to force said second

processor to broadcast to the first processor any transactions that allow

alteration of data stored at the monitor address in the second cache.

1 112. (New) The system of claim 111 wherein said first processor is to assert a signal preventing said second processor from caching data at the monitor address in a state

- which would allow the second processor to modify data stored at the monitor address
- in the second cache without broadcasting that a modification is occurring.
- 1 113. (New) The system of claim 112 wherein said signal indicates a cache hit and
- 2 prevents the second cache from storing data at the monitor address in an exclusive
- 3 state.
- 1 114. (New) The system of claim 110 wherein said first processor is further to resume the
- 2 first thread if an alternative event occurs.
- 1 115. (New) The system of claim 114 wherein said alternative event is an interrupt.
- 1 116. (New) The system of claim 114 wherein said first thread stored in said memory
- 2 includes a loop, said loop including the first instruction and the second instruction as
- well as a test to determine if data at the monitor address has changed and to re-start
- 4 the loop if data at the monitor address remains unchanged.